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Agenda
 Signal and Power Integrity on PCB
z Introduction
z Impedance controlled lines
z Crosstalk
z Parasitics
z Power integrity issues
z Decoupling
 EMC/EMI on PCBs
 PCB design guidelines
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What is Signal and Power Integrity?
 Signal Integrity ensures signals are of sufficient quality to 
reliably transmit their required information, and do not 
cause problems to themselves or to other components in 
the system.
 Signal Integrity applies to Digital, Analog and Power 
electronics
 Signal Integrity issues are more common now because 
electronics are more dense and chips have faster rise times
z Assuring Signal Integrity now involves more knowledge of such RF
techniques as terminations, impedance matching
 Major function of engineering, next to conceiving the 
correct design, is implementing the design correctly
 Signal integrity assures the circuit design operates as 
intended and must be designed in.
z Correct design relies on experience, best practices, analysis and 
simulation to ensure desired signal quality.
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Designing the system correctly
 Fundamentally, signal integrity must be designed in and not 
"discovered" by test. 
z Tests verify that signals have the intended integrity.
z Tests are not designed to qualify a poor design
 Each designer identifies the critical signals and ensures their 
integrity is not compromised. 
 Critical signals are supported by analysis, modeling, or 
technical rationale justifying why they are expected to work.
 Identified critical signals receive special layout attention 
assuring their proper functioning
 Signal Integrity analysis, test results, and scope pictures 
should be available at the final design review
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Effective SI is Pre-Product Release 
 It costs less here
 Why?
z Time = $
0
5
10
15
20
25
30
35
40
45
50
Cost of 
failure 
(M$)
Pre-prototype Validation Post Release
© INTEC-WiCa – IMEC- Ghent University • Gaston Crommenlaan 8-201 - 9050 Gent
tel. +32 (0)9 331 49 15  • e-mail : Luc.Martens@intec.UGent.be
p. 6
Rule of thumb:
10/ frequency highest  at   wavelength length  line >l
What does this mean for data communication?
When are frequencies high?
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• fourier transform (periodic signal): discrete components
at frequencies
• highest frequency: approximation to 
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• rule of thumb: line length > wavelength at highest frequency /10l
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Data signals: high-frequency effects
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Case 1: cm and ns; R
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Data signals: high-frequency effects
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Time-domain propagation and reflection
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15 Ω
3V V1 l = ⇒ =20 113cm nsτ .
Z0 = 50 Ω V2 1000 Ω
0.0                         time (ns)                      50.00.0                         time (ns)                      50.0
-0
.5
   
   
   
   
 V
1 (
V
)  
   
   
   
   
 4
.0
   
-2
.0
   
   
   
   
 V
2 (
V
)  
   
   
   
   
 5
.5
   
Data signals: high-frequency effects
The Microelectronics Training Center, IMEC v.z.w.
www.imec.be/mtc
delfi.imec.be
MTC 2006 : Advanced Packaging
IMEC© 2006
Luc Martens
Page 7
© INTEC-WiCa – IMEC- Ghent University • Gaston Crommenlaan 8-201 - 9050 Gent
tel. +32 (0)9 331 49 15  • e-mail : Luc.Martens@intec.UGent.be
p. 13
Practical example
 Significant and 
Unacceptable Over- and 
Undershoot
Too much undershoot
Too much overshoot
-0.5 V
Limit
-0.5 V
Limit
3.8 V
Limit
From: Ed James, GSFC, ACE Signal Integrity Tuning
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Impact of over/undershoot and ringing
 Undershoot / Overshoot
z The undershoot/overshoot may cause damage to the ICs by 
damaging input protection circuitry.
z In some situations reflections are required for circuit 
operation – i.e.., PCI bus signals, which use reflected wave 
signaling. 
 Ringing
z Ringing can distort the appearance of signals, causing signal 
transitions to be smaller or larger at the receiver.
z Can also cause damage to ICs. 
z Ringback problems can also cause incorrect logic switching 
if the voltage falls between the threshold voltage range. 
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Summary high-frequency effects of lines
Short rise times as high frequencies (tr < 3.5 x delay of line)
PCB tracks = transmission lines
Reflections at mismacthes
Over/undershoot and ringing on signals
solution?
Proper termination Linelength long enough such
that ringing has no effect
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Serial and DC parallel matching
 Serial termination
z Advantage:
small space on board or even 
intergrated in chip
z Drawback:
voltage over Rs may 
become large
 Parallel termination
z Advantage:
No loading of signal
z Drawback:
power dissipation in resistor
z Note: active termination such
as diodes could limit over- and 
undershoots (less power consumption)
1 2
Rs
S
0
reference
0
Vcc
1 2
Rp
S
0
reference
0
Vcc
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Thevenin and AC parallel matching
 Thevenin termination
z Similar to parallel, but with 
two resistors one to Vcc and 
one to Gnd or reference.  
z Provides pullup-pulldown
function as well as 
termination.
 AC termination
z Advantage:
Capacitor blocks DC current, 
so no steady state current as 
with DC parallel. 
z Drawback:
capacitor might effect the 
rise/fall times of the signal
1 2
Rp
S
0
reference
0
Vcc
C
1 2
Rp’
S
0
reference
0
Vcc
Rp’
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Coupled lines
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R = resistance matrix
G = conductance matrix
L = inductance matrix
C = capacitance matrix
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 Electromagnetic fields between two driven coupled lines will 
interact with each other 
 These interactions will effect the impedance and delay of the 
transmission line
 A 2-conductor system will have 2 propagation modes
z Even Mode (Both lines driven in phase)
z Odd Mode (Lines driven 180o out of phase)
 The interaction of the fields will cause the system electrical 
characteristics to be directly dependent on patterns
Odd and Even transmission modes
Even Mode
Odd Mode
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Crosstalk
port 3
ZL3
coupled interconnections
port 1
Eg
Zg
port 4
ZL4ZL2 Vb
Vf
port 2
Vb = backward crosstalk [V]
Vf = forward crosstalk [V]
active line
quiet line
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Symmetrically coupled lines
Even or common mode
E
+ +
symmetry plane
Odd or differential mode
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Relation crosstalk and even/odd mode
Vg 50 Ω
50 Ω 50 ΩTL2
+
50 Ω TL1
50 ΩVg
2 50 Ω
50 ΩTL2Vg
2
EVEN MODE
50 Ω TL1
50 ΩVg
2 50 Ω
50 ΩTL2Vg
2
ODD MODE
50 Ω TL1
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Forward crosstalk
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Microstrip vs. Stripline Crosstalk
 Odd and Even mode electric fields in a microstrip will have 
different percentages of the total field fringing through the air 
which will change the effective Er (permittivity)
z Leads to velocity variations between even and odd mode
+1        +1
+1        -1
 The effective dielectric constant, and subsequently the 
propagation velocity depends on the electric field patterns
Er=4.2
Er=1.0
Er=4.2
Er=1.0
Microstrip E field patterns
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 Consequently, the velocity must stay constant between even 
and odd mode patterns
 The constant velocity in a homogeneous media (such as a 
stripline) forces far-end crosstalk noise to be zero
 If the dielectric is homogeneous (I.e., buried microstrip or 
stripline) , the effective dielectric constant will not change 
because the electric fields will never fringe through air
+1        +1 +1        -1
Er=4.2
Er=4.2
Stripline E field patterns
Microstrip vs. Stripline Crosstalk
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Impact of crosstalk
 Crosstalk can add up if traces run parallel of each 
other over longer lengths on the PCB
 Crosstalk can also be induced if the trace spacing 
is reduced
 High density PCBs yield more crosstalk
 Crosstalk can be mitigated by laying out circuit 
traces appropriately – taking consideration of 
vertical/horizontal routing, trace width and 
spacing.
 Differential and even mode termination helps 
reducing crosstalk
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Odd- and even-mode termination
 3 resistor networks can be designed to terminate both 
odd and even modes
 T-termination
-1
R1
R2
R3
+1Odd Mode
Equivalent
-1
R1
R2
Virtual Ground 
in center
+1Even Mode
Equivalent
+1
R1
R2
2R3
2R3
oZ2R1R == ( )oZeZ
2
1
3R −=
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Termination
 The alternative is a PI-termination
 PI-termination
e
ZRR ==
21
O
Z
e
Z
o
Z
e
Z
R
−
= 2
3
+1Odd Mode
Equivalent
-1
R1
R2
R3
-1
½ R3
½ R3
+1
Even Mode
Equivalent +1
R1
R2
R1
R2
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Parasitics of passive components
 Don’t forget to take into account parasitics of R, L and C
 E.g. capacitor is above resonance frequency inductive!
 Circuit model
Ldu = inductance
of external wire
Ldi =  inductance of
internal wire
LC = inductance due to 
construction of capacitor
RS = resistance representing
losses
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Parasitics of passive components
 Don’t forget to take into account parasitics
of R, L and C
 Capacitor is above resonance frequency
inductive!
10MHz 100MHz 1GHz
0.1
1
Frequency 
M
ag
(Z)
 [Ω
] 
Measurement           
HF−model ε
r
(f)
R 
Z 
L 
C 
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The power supply circuit
 Add power circuit to functional diagram
z Return currents in ground and power supply circuit
z Transmission line is not defined
z Power supply tracks are also transmission lines!
z Large loops may exist!
A B
I4 I2
I
S
S
Vcc
0
I3 I1
A B
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Circuit model up to 5 MHz
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Adding Elco capacitor
 Influence of long power supply lines
⇒ Use of elco capacitor (functions as local 
power supply)
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Circuit model 5-50 MHz
 PCB without power and ground planes
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Power Supply Noise
Pkg/PCB
Vsupply
IC
R
Vdd
Gnd
L1
L2
Chip
ΔV
 Inductance in the power supply loop causes power supply noise
 Causes fluctuations on the chip supply tracks
ΔV = Leff (dI/dt)
Current Transition
© INTEC-WiCa – IMEC- Ghent University • Gaston Crommenlaan 8-201 - 9050 Gent
tel. +32 (0)9 331 49 15  • e-mail : Luc.Martens@intec.UGent.be
p. 36
Voltage variation
 Voltages at Elco and input IC
 Voltage variations reduce noise margin
Uelco
U
time (s)
UIC
0 T 2T 4T
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Adding decoupling capacitors
 PCB without ground and power 
planes
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Design decoupling capacitor
 Assumptions
z maximum allowed voltage variation = 0.1 V
z technology assumptions: current drawn in or out 
power supply circuit = 35 mA and duration of 
current pulse = 10 ns
s
dd t
UC
t
UCI Δ≈Δ
Δ=Δ
ΔI = 35 mA, ts = 10 ns, ΔU = 0.1 V⇒ Cd = 3.5 nF
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Influences decoupling capacitors
 Influence of inductances
z Package pin and bond wire: e.g. L ≈ 20 nH
z ΔUL because of Δl
⇒ Noise margin is reduced
 Capacitors in parallel
z Resonance frequencies
V07.0UnH20L,ns10t ,mA35I,
t
IL
t
ILU Ls
s
L =Δ⇒===ΔΔ≈Δ
Δ=Δ
( )
CL
1
CL
1
CLL
2
1
3
2
2
21
1
=ω
=ω
+=ω
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Circuit model 50 – 500 MHz 
 PCB with power and ground planes
The Microelectronics Training Center, IMEC v.z.w.
www.imec.be/mtc
delfi.imec.be
MTC 2006 : Advanced Packaging
IMEC© 2006
Luc Martens
Page 21
© INTEC-WiCa – IMEC- Ghent University • Gaston Crommenlaan 8-201 - 9050 Gent
tel. +32 (0)9 331 49 15  • e-mail : Luc.Martens@intec.UGent.be
p. 41
Modelling PCBs with planes
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Modelling PCBs with planes
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Modelling PCBs with planes
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Model of planes above 500 MHz
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Power bus resonance
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Agenda
 Signal and Power Integrity on PCB
z Introduction
z Impedance controlled lines
z Crosstalk
z Power integrity issues
z Decoupling
 EMI/EMC on PCBs
 PCB design guidelines
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What Is EMI / EMC?
 EMI - Electromagnetic Interference is any 
electric or magnetic emission from a device 
or system that interferes with the normal 
operation of another device or system.
 EMC - Electromagnetic Compatibility is the 
ability of a device or system to function 
without error (susceptibility) in its intended 
electromagnetic environment.
EMI / EMC is not Black Magic!
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Trend: higher bitrates in digital systems
Higher bandwidths
Higher bitrates and EMC
Intra-system EMC
z Increased crosstalk
z Disturbance signals,
inductance wirebonds, ...
Inter-system EMC
z Enhanced radiation
Rule of thumb: always use lowest required bit rate
© INTEC-WiCa – IMEC- Ghent University • Gaston Crommenlaan 8-201 - 9050 Gent
tel. +32 (0)9 331 49 15  • e-mail : Luc.Martens@intec.UGent.be
p. 4
PCB interference (EMI)
 Electronic circuits produce and are subject to 
Electromagnetic Interference (EMI).
z in particular when wavelengths ~ wire lengths
 EMI is a problem because it can severely and 
randomly affect analog and digital circuit 
functionality!!!
PCB
IC
PCB
IC
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EMI at board, package and IC level
 Traces on PCB can pick up EMI 
and transmit it to IC’s 
 IC’s can produce high 
frequency conducted emissions
that can radiate from PCB’s
 IC’s themselves can directly 
produce radiated emissions
z high-frequency current loops Vdd-
decap-gnd on package or inside 
IC’s.
z high-frequency current loops 
inside IC (near future)
z IC radiation amplified by heat 
sinks!
PCB
IC IC
PCB
IC
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Common & Differential Mode radiation
GND
I
Signal
Radiated Emission
GND Wire
PWB
I/O Cable
1cm
GND Plane 
or Grid
Common mode radiation
(monopole type)
Differential mode radiation
(loop type)
PWB
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EMI analysis: solution procedure
 Typically, EMI analysis is a two-step process:
z 1) determine accurately current distributions on 
conductors
z 2) calculate radiated fields from the current 
distributions
1I
2I
E
1I
2I
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EMI analysis: solution procedure
 Interconnect impedances depend on complicated 
return paths.
 Unbalanced currents generate most of the 
interference. 
 Hence need FULL-BOARD analysis, however 
simple estimations can be made
1I
12 II ≠
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What makes an efficient antenna?
λ/2
λ/4 Quarter-Wave Monopole
Half-Wave Dipole
• Size
• Two Halves
Electrically Small Loop
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Estimating Radiated Fields
 Short dipole E = μ0.I.l.f./2r
z high impedance
 Small loop E = μ0.I.A. π.f2 / 2r.c
z low impedance
Example:         Loop 1cmx1cm, I=100 mA, f=50 MHz, r=10m
E=30.3 dB(μV/m)
E = field strength (V/m) , μ0 = permeability of free space (4.π.10-7
H/m), I =  current (A), I = Length (m), A = area (m2), f = frequency 
(Hz), r = distance (m), c = velocity of light (m/s)
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Spectrum of emissions
Spectrum of Radiated Field
60
40
20
Frequency MHz
0.1 1.0 10
0.1μs
0.3μs
Source Frequency Spectrum
80
60
40
0.1
1/πth
1.0 10
Frequency MHz
1/πtr
0.1
0.3
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Common & Differential Mode Radiation
 A smaller common-mode current can produce higher emissions 
than a larger differential mode current
l
IC = (I1 + I2)/2
ID = (I1 - I2)/2
ID IC I1
Area = A
ID IC I2
~
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PCB Track Returns
Clock line Ideal return path
Poor return layout
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Ground Planes
Circuit Component 
OV Track Signal Track
Insulation Material
Double sided Board
Circuit Component InsulationMaterial
Copper Ground Plane Board : 20-30 dB better
Signal Track
Copper Ground
Plane (OV)
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PCB Grounding Scheme
Noisy
Analog
Digital
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Emission
Loop in circuit
Current level
→ emission
Current to be derived from voltages 
Remarks
■
input capacitive
■ Current pulses do not vary 
much with
clock frequency
dt
)t(dUC)t(I ≈
current
voltage
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Agenda
 Signal and Power Integrity on PCB
z Introduction
z Impedance controlled lines
z Crosstalk
z Power integrity issues
z Decoupling
 EMI/EMC on PCBs
 PCB design guidelines
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Design Guidelines
 Most important guidelines
z Use controlled impedances when needed with adequate 
layer stack-up
z Work with correct circuit models (including parasitics)  of 
lines, passive components and IC-packages in design tools
z Know where the return currents are flowing and make the 
current loop well-defined
z Use balanced lines when possible
z Keep signal loop areas small
z Don’t locate circuitry between connectors
z Control transition times in digital signals
z Never cut gaps in a solid return plane
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Controlling characteristic impedance
 Stack up defines the PCB layer composition
 Stack up defines trace impedance
 Keeping power and ground planes together 
maximizes their capacitive coupling and reduces 
power supply noise
 Extra ground planes can be used to isolate routing 
layers and reduce crosstalk
 Controlled Impedance provides a deterministic 
method of matching signal termination 
z It is possible to specify controlled impedance using the 
appropriate trace width and distance from ground. 
z This also reduces variation in PCB behavior with each 
hardware build
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Inductance and Resistance Extraction
Example: IC package
IC
package
wire
bonding
lead 
frames
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Package circuit model
on-package 
decoupling
capacitors
on-board
decoupling 
capacitors
IC
packagePCB
pins or solder balls
from package to PCB
wire bonding and lead frames
or solder balls from IC to package
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Visualize return currents
Where does the 56 MHz return current flow?
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Well-defined current loop
 Inductances (chokes) prevent current 
flowing towards Ucc
A B
S
Reference plane
0
UCC
C
LchokeLchoke
C
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Balanced lines
 Currents perfectly 180° out of phase and 
equal in  amplitude
 Diffcult to realize in very high-speed circuits 
 Effect of unbalance
Radiation as large as in unbalanced system
→ time
→ time
1
0
-1
1
0
-1
C
ur
re
nt
 m
ag
ne
tu
de
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Keep signal loop areas small
Why?
z Radiation from circuits
z Circuit inductance
z Coupling from circuit
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Keep signal loop areas small
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Keep signal loop areas small
CURRENT DRIVEN
- Vcm +
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Keep signal loop areas small
- Vcm +
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Don’t locate HS circuitry between connectors!
- Vcm +
Keep signal loop areas small
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Don’t locate HS 
circuitry between 
connectors!
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Chassis ground
 Provide a good HF chassis ground at 
connector
 Exceptions
z When there is no chassis ground
z When there are no connectors with cables
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(Almost) Never gap a solid ground plane
Why?
z Creates return path discontinuity 
z Enhances potential differences in ground and 
crosstalk
z Makes routing difficult
z Usually creates more problems than it solves
 Exeptions
z When necessary to prevent common impedance 
coupling at frequencies below 100 kHz
The Microelectronics Training Center, IMEC v.z.w.
www.imec.be/mtc
delfi.imec.be
MTC 2006 : Advanced Packaging
IMEC© 2006 Luc MartensPage 17
© INTEC-WiCa – IMEC- Ghent University • Gaston Crommenlaan 8-201 - 9050 Gent
tel. +32 (0)9 331 49 15  • e-mail : Luc.Martens@intec.UGent.be
p. 33
Power Plane Design
 Need to provide low impedance return current path
 Provide solid reference planes parallel to the routed 
signals
 Consider return current amplitude when determining 
power plane thickness 
 Pair up power and ground layers to provide additional 
“free” capacitance, reducing power supply noise
 Use extra ground planes instead of power planes to 
isolate sets of routing layers. Use several vias to 
connect multiple ground layers. 
 Remember: vias can also create the same effect of a 
split plane because the reference plane may change
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Decoupling Considerations
 Bypassing
z Necessary to reduce the effects of ground bounce.
z Bypass caps provide something like a regulated Power / Gnd at 
the device package for a short time until the inductance of the 
plane can be overcome. 
z Transient currents do not have to flow to and from the power 
supply when the logic device changes states, they flow to and 
from the caps. 
z Follow IC manufacturer’s guideline for appropriate bypass 
capacitance. Use short wide traces to route capacitor to power /
gnd pins on the IC, place capacitor near component
z Parallel power and ground planes provide another level of bypass
capacitance. This power to ground plane capacitance has zero 
lead inductance and helps reduce power / ground noise at high 
frequencies. However these planes may resonate.
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Decoupling Considerations (cont.)
 Bypassing (cont.)
z Select capacitors with low resistance and 
inductance
z Consider the resonant frequency of the capacitor
z For high frequency noise, place capacitors near 
the component being bypassed, ideally next to the 
power ground pins with dedicated vias for each 
capacitor
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IC Package Effects
 Example RTSX-S package has 
poor distribution of 
power/supply pins around the 
package
 In the diagram shown (CQ256):
z GND: GREY, QTY 19
z Core Supply: Red, QTY 9
z IO Supply: Magenta, QTY 
12
z User IO: Green, QTY 201
 Inadequate power and ground 
pins, distributed unevenly 
around the package. Difficult 
to define design pin-out 
without violating switching 
noise constraints
 This effects the IO current 
return paths and decoupling 
effectiveness
The Microelectronics Training Center, IMEC v.z.w.
www.imec.be/mtc
delfi.imec.be
MTC 2006 : Advanced Packaging
IMEC© 2006 Luc MartensPage 19
© INTEC-WiCa – IMEC- Ghent University • Gaston Crommenlaan 8-201 - 9050 Gent
tel. +32 (0)9 331 49 15  • e-mail : Luc.Martens@intec.UGent.be
p. 37
IC Package Effects (cont.)
 RTAXS package has superior 
distribution of power/supply pins 
around the package
 In the diagram shown (CQ352):
z GND: GREY, QTY 56
z Core Supply: Red, QTY 44
z IO Supply: Magenta, QTY 29
z User IO: Green, QTY 179
 Symmetrically distributed power 
and ground pins around the 
package, proportional to available 
IO pins. Far easier to define design 
pin-out without violating switching 
noise constraints
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Design of Clock Distribution
 Special care must be taken to ensure proper clock distribution
 Stubs, or excessive loading and route length can cause 
monotonic glitches
 The use of a clock buffer should be used to provide clean, point
to point routing from the clock source to each destination in the 
clock distribution tree
 Proper termination selection will ensure quiet clock signals 
 Other design rules include routing clocks on a “quiet” layer (in 
between power planes), minimizing the number of layer 
switches to minimize the effects of via discontinuity
 Matched length clock routing to devices ensures that skew will 
not decrease timing margins
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Additional design guidelines
 Keep I/O lines short
 Never gap between connectors
 Route highest frequencies on inner layers
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And finally ….
 Design rules won’t make you 
a good circuit board designer
z Use common sense!
z Visualize signal current paths
z Locate antennas and crosstalk 
paths
z Be aware of potential EMI sources
z Seek design advice when you 
need it
The Microelectronics Training Center, IMEC v.z.w.
www.imec.be/mtc
delfi.imec.be
MTC 2006 : Advanced Packaging
IMEC© 2006 Luc MartensPage 21
More information on how to measure on 
high-frequency PCBs and packages 
can be found in:
Experimental High-frequency 
Characterization
of Electronic Packaging
Author: Prof. Luc Martens
Publisher: Kluwer Academic Publishers
ISBN number: 0-7923-8307-9
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Abstract 
This course will address advanced packaging and assembly technologies. 
These are strongly driven by the rapid evolution of microelectronics and the 
increasing complexity of electronic systems. Novel technology trends will be 
discussed. These have a strong impact on the way electronic systems are 
designed and manufactured. Electronic packaging is a highly multidisciplinary 
field, where electrical engineering, mechanical engineering and material 
science play a key role.  
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 Date March 27-28, 2006 
 13h00-14h00  IC-packaging 
Eric Beyne, IMEC vzw 
Demands for increased miniaturisation and performance of 
electronic systems have driven traditional IC packaging 
technologies to higher levels of sophistication and 
miniaturisation. In this session, the different styles of IC 
packages and their evolution will be discussed, from 
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March 28, 2006 
through-hole to surface mount, from leaded to leadless 
packages and from 2D to 3D packaging. 
   
 14h00-15h00  Wafer Level Packaging 
Eric Beyne, IMEC vzw 
The ultimate miniaturised package has a size equal to the 
die size. Such packages may be fabricated at the wafer 
level, before die singulation. This not only results in the 
smallest possible packages, but also enables cost 
reduction. All die on a wafer are simultaneously packaged, 
in contrast to the sequential tradional package flows. This 
session will focus on technologies such as flip chip 
bumping, redistribution and wafer-level CSP. Also 
possibilities for 3D-WLP technologies will be discussed. 
   
 15h15-16h15  Printed circuit board and flexprint technology 
Jan Van Fleteren, IMEC vzw/Universiteit Gent 
The latest developments in printed circuit board and 
flexprint technology will be highlighted. For the rigid board 
technology the focus will be on sequential build-up and 
microvia technology, and on embedded components 
(passive and active). New technologies with very thin 
flexible circuits and stretchable electronic circuits, including
embedded components, will be shown, with emphasis on 
applications in lightweight, wearable electronic systems. 
   
 16h15-17h15  Board Level Assembly Technology 
Geert Willems, IMEC vzw 
The basics of electronic assembly technology will be 
explained. The session will focus on soldering being the 
interconnection methodology most widely used in the 
electronics industry. It will be oriented to lead-free 
soldering since this will be the soldering technique of the 
future. The goal of the session is to provide a basic 
understanding of the different assembly processes used in 
industrial level electronic assembly and the related 
boundary conditions, which become significantly more 
critical in the lead-free era starting July 1st, 2006. 
 09h00-10h30  Reliability issues on package and on board level 
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Ingrid De Wolf, IMEC vzw 
This session starts with an overview of possible packaging-
induced IC-failure modes, package failure modes, and 
interconnect failure modes. This includes both well known 
failure modes such as 'the pop-corn effect', and less known
issues such as 'brittle fracture at low temperatures'. The 
main failure mechanisms will be explained in more detail. 
Next several reliability test methods will be described, 
including testing according to well-known standards, and 
testing using a failure driven test methodology. Also some 
techniques that can be used for failure analysis of the 
packages will be described. 
   
 10h30-11h00  Reliability analysis using simulation methods 
Bart Vandevelde, IMEC vzw 
Simulation methods as virtual prototyping tool will be 
presented to analyse reliability problems in packaging. 
Several examples will be shown: wire bonding on Cu/lowK, 
solder joint interconnection reliability, die and mould 
cracking during and after processing, mechanical bending 
of flexible structures, ... 
   
 11h15-12h15  Thermal Management 
Bart Vandevelde, IMEC vzw and Eric Beyne, IMEC vzw 
After introducing the main trends in thermal management 
for IC packages in electronic systems, the basics of 
thermal heat transport by conduction, convection and 
radiation will be briefly explained. The session elaborates 
on the method of using thermal resistance/impedancesfor 
packages and systems characterisation, assisted by 
several practical examples. Also an overview of methods 
for temperature measuring of IC packages will be given. 
The session ends with an overview of methods for 
passive/active cooling of electronic systems.  
   
 13h15-14h15  Design-for-Manufacturing: how to make a product out of 
an electric schematic 
Geert Willems, IMEC vzw 
An electronic product is a physical entity that must fulfil a 
multitude of requirements besides performing the 
functionality that it has been designed for. These 
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requirements are related to its dimensions, weight, 
appearance, cost, quality, reliability, reparability, 
environmental impact, ability to recycle, etc. Based on the 
electronics assembly session the importance of Design-for-
Manufacturing (DFM) as a mandatory practice to achieve 
high quality, reliable electronic products at low 
manufacturing costs will be explained. Basic Golden Rules 
for good DFM practice will be presented. Detailed 
discussion of design rules lies out of the scope of this 
session. 
   
 14h15-16h30  EMC and signal integrity 
Luc Martens, IMEC vzw/Universiteit Gent 
As bandwidths of signals increase, parasitics and 
transmission line effects of boards and packages influence 
significantly the signal quality. At the same time, the 
passive interconnections become more vulnerable to 
external interference. Switching noise and ground bounce 
effect will also play a role in the signal integrity. The 
concepts of Electromagnetic Compatability and signal 
integrity will be explained and illustrated. Rules of thumb 
for good EMC design will be presented. 
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